"Verification work reduction methodology in low-power chip implementation."

Masanori Kurimoto et al. (2012)

> Home

Details and statistics

DOI: 10.1145/2390191.2390203

access: closed

type: Journal Article

metadata version: 2018-11-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/KurimotoYNHK12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/KurimotoYNHK12
Masanori Kurimoto, Takeshi Yamamoto, Satoshi Nakano, Atsuto Hanami, Hiroyuki Kondo:
Verification work reduction methodology in low-power chip implementation. ACM Trans. Design Autom. Electr. Syst. 18(1): 12:1-12:15 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.