"Folded Circuit Synthesis: Min-Area Logic Synthesis Using ..."

Inhak Han, Youngsoo Shin (2018)

> Home

Details and statistics

DOI: 10.1145/3229082

access: closed

type: Journal Article

metadata version: 2018-11-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/todaes/HanS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/todaes/HanS18
Inhak Han, Youngsoo Shin:
Folded Circuit Synthesis: Min-Area Logic Synthesis Using Dual-Edge-Triggered Flip-Flops. ACM Trans. Design Autom. Electr. Syst. 23(5): 61:1-61:21 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.