"Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms."

Marcus Bednara, Jürgen Teich (2003)

> Home

Details and statistics

DOI: 10.1023/A:1024447517501

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tjs/BednaraT03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tjs/BednaraT03
Marcus Bednara, Jürgen Teich:
Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms. J. Supercomput. 26(2): 149-165 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.