Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Low-Cost Gate Drive Circuit for Three-Level Neutral-Point-Clamped ..."

Felipe Padilha et al. (2009)

> Home

Details and statistics

DOI: 10.1109/TIE.2008.2007554

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/PadilhaSBL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/PadilhaSBL09
Felipe Padilha, Walter Issamu Suemitsu, Maria Dias Bellar, Plutarcho Maravilha Lourenco:
Low-Cost Gate Drive Circuit for Three-Level Neutral-Point-Clamped Voltage-Source Inverter. IEEE Trans. Ind. Electron. 56(4): 1196-1204 (2009)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.