"A Universal ZVS Circuit Design Method for a Family of Interleaved High ..."

Xinying Li et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TIE.2020.3047052

access: closed

type: Journal Article

metadata version: 2025-10-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tie/Li0LNY21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tie/Li0LNY21
Xinying Li, Yan Zhang, Jinjun Liu, Cheng Nie, Yue Yang:
A Universal ZVS Circuit Design Method for a Family of Interleaved High Step-Up Converters With Least Device Requirement. IEEE Trans. Ind. Electron. 68(12): 12396-12407 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.