"A 65-nm Reliable 6T CMOS SRAM Cell with Minimum Size Transistors."

Gabriel Torrens et al. (2019)

Details and statistics

DOI: 10.1109/TETC.2017.2721932

access: closed

type: Journal Article

metadata version: 2022-10-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics