Stop the war!
Остановите войну!
for scientists:
default search action
"Exploiting Timing Error Resilience in Processor Architecture."
John Sartori, Rakesh Kumar (2013)
- John Sartori, Rakesh Kumar:
Exploiting Timing Error Resilience in Processor Architecture. ACM Trans. Embed. Comput. Syst. 12(2s): 89:1-89:25 (2013)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.