"Optimizing Off-Chip Memory Access for Deep Neural Network Accelerator."

Yong Zheng et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCSII.2022.3150030

access: closed

type: Journal Article

metadata version: 2022-09-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/ZhengYSJH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/ZhengYSJH22
Yong Zheng, Haigang Yang, Yi Shu, Yiping Jia, Zhihong Huang:
Optimizing Off-Chip Memory Access for Deep Neural Network Accelerator. IEEE Trans. Circuits Syst. II Express Briefs 69(4): 2316-2320 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.