"Design and Hardware Implementation of Low-Latency 4-Splitting ..."

Xin-Yu Shih, Hsi-Cheng Chen, Xin-Liang Hung (2025)

> Home

Details and statistics

DOI: 10.1109/TCSII.2025.3543326

access: closed

type: Journal Article

metadata version: 2025-05-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasII/ShihCH25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasII/ShihCH25
Xin-Yu Shih, Hsi-Cheng Chen, Xin-Liang Hung:
Design and Hardware Implementation of Low-Latency 4-Splitting Tree-Structure-Based K-Means Clustering Trainer and Classifier Chip for Detecting Cybersecurity Attacks. IEEE Trans. Circuits Syst. II Express Briefs 72(4): 613-617 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.