"In-Memory Implementation of an Approximate Adder With Reduced Latency and ..."

Vijaya Lakshmi, Vikramkumar Pudi, John Reuben (2025)

> Home

Details and statistics

DOI: 10.1109/TCSI.2024.3511955

access: closed

type: Journal Article

metadata version: 2025-05-31

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcasI/LakshmiPR25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcasI/LakshmiPR25
Vijaya Lakshmi, Vikramkumar Pudi, John Reuben:
In-Memory Implementation of an Approximate Adder With Reduced Latency and Error. IEEE Trans. Circuits Syst. I Regul. Pap. 72(5): 2128-2138 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.