![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"A 0.6-V 10-bit 200-kS/s SAR ADC With Higher Side-Reset-and-Set Switching ..."
Hongshuai Zhang et al. (2018)
- Hongshuai Zhang
, Hong Zhang
, Quan Sun, Jijun Li, Xipeng Liu, Ruizhi Zhang:
A 0.6-V 10-bit 200-kS/s SAR ADC With Higher Side-Reset-and-Set Switching Scheme and Hybrid CAP-MOS DAC. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(11): 3639-3650 (2018)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.