"A 2-GS/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved ..."

X. Shawn Wang et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCSII.2017.2758323

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/WangJDLDWKCC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/WangJDLDWKCC18
X. Shawn Wang, Xin Jin, Jieqiong Du, Yilei Li, Yuan Du, Chien-Heng Wong, Yen-Cheng Kuan, Chi-Hang Chan, Mau-Chung Frank Chang:
A 2-GS/s 8-Bit ADC Featuring Virtual-Ground Sampling Interleaved Architecture in 28-nm CMOS. IEEE Trans. Circuits Syst. II Express Briefs 65-II(11): 1534-1538 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.