"A 10.7b 300MS/s Two-Step Digital-Slope ADC in 65nm CMOS."

Chun-Chieh Peng, Ta-Shun Chu (2020)

> Home

Details and statistics

DOI: 10.1109/TCSI.2020.2987697

access: closed

type: Journal Article

metadata version: 2020-10-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/PengC20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/PengC20
Chun-Chieh Peng, Ta-Shun Chu:
A 10.7b 300MS/s Two-Step Digital-Slope ADC in 65nm CMOS. IEEE Trans. Circuits Syst. I Regul. Pap. 67-I(9): 2948-2959 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.