"1/f noise synthesis model in discrete-time for circuit simulation."

Rajesh Narasimha et al. (2005)

> Home

Details and statistics

DOI: 10.1109/TCSI.2005.849112

access: closed

type: Journal Article

metadata version: 2020-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/NarasimhaBRM05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/NarasimhaBRM05
Rajesh Narasimha, Sripriya R. Bandi, Raghuveer M. Rao, Ponnathpur R. Mukund:
1/f noise synthesis model in discrete-time for circuit simulation. IEEE Trans. Circuits Syst. I Regul. Pap. 52-I(6): 1104-1114 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.