"Area-Power Efficient Modulo 2n-1 and Modulo 2n+1 ..."

Ramya Muralidharan, Chip-Hong Chang (2012)

> Home

Details and statistics

DOI: 10.1109/TCSI.2012.2185334

access: closed

type: Journal Article

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/MuralidharanC12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/MuralidharanC12
Ramya Muralidharan, Chip-Hong Chang:
Area-Power Efficient Modulo 2ⁿ-1 and Modulo 2ⁿ+1 Multipliers for {2ⁿ-1, 2ⁿ, 2ⁿ+1} Based RNS. IEEE Trans. Circuits Syst. I Regul. Pap. 59-I(10): 2263-2274 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.