![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"A clock and data recovery circuit with programmable multi-level phase ..."
Dae Hyun Kwon, Young-Seok Park, Woo-Young Choi (2015)
- Dae Hyun Kwon, Young-Seok Park, Woo-Young Choi:
A clock and data recovery circuit with programmable multi-level phase detector characteristics and a built-in jitter monitor. IEEE Trans. Circuits Syst. I Regul. Pap. 62-I(6): 1472-1480 (2015)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.