"A 4266 Mb/s/pin LPDDR4 Interface With An Asynchronous Feedback CTLE and An ..."

Mino Kim et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TCSII.2018.2819430

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/KimCCHKJK18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/KimCCHKJK18
Mino Kim, Joo-Hyung Chae, Sungphil Choi, Gi-Moon Hong, Hyeongjun Ko, Deog-Kyoon Jeong, Suhwan Kim:
A 4266 Mb/s/pin LPDDR4 Interface With An Asynchronous Feedback CTLE and An Adaptive 3-Step Eye Detection Algorithm for Memory Controller. IEEE Trans. Circuits Syst. II Express Briefs 65-II(12): 1894-1898 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.