"An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit."

Shan Jiang et al. (2008)

> Home

Details and statistics

DOI: 10.1109/TCSI.2008.916613

access: closed

type: Journal Article

metadata version: 2021-07-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/JiangDYL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/JiangDYL08
Shan Jiang, Manh Anh Do, Kiat Seng Yeo, Wei Meng Lim:
An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H Circuit. IEEE Trans. Circuits Syst. I Regul. Pap. 55-I(6): 1430-1440 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.