"First-Order Incremental Block-Based Statistical Timing Analysis."

Chandramouli Visweswariah et al. (2006)

> Home

Details and statistics

DOI: 10.1109/TCAD.2005.862751

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/VisweswariahRKWNBPVH06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/VisweswariahRKWNBPVH06
Chandramouli Visweswariah, K. Ravindran, Kerim Kalafala, Steven G. Walker, S. Narayan, Daniel K. Beece, Jeff Piaget, Natesan Venkateswaran, Jeffrey G. Hemmett:
First-Order Incremental Block-Based Statistical Timing Analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(10): 2170-2180 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.