![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid ..."
Sitansusekhar Roymohapatra et al. (2020)
- Sitansusekhar Roymohapatra
, Ganesh R. Gore, Akanksha Yadav, Mahesh B. Patil
, Krishnan S. Rengarajan, Subramanian S. Iyer, Maryam Shojaei Baghini
:
A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid Prototyping. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(5): 1073-1083 (2020)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.