"Statistical Criticality Computation Using the Circuit Delay."

S. Ramprasath, Vinita Vasudevan (2014)

> Home

Details and statistics

DOI: 10.1109/TCAD.2013.2296436

access: closed

type: Journal Article

metadata version: 2023-12-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/RamprasathV14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/RamprasathV14
S. Ramprasath, Vinita Vasudevan:
Statistical Criticality Computation Using the Circuit Delay. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(5): 717-727 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.