default search action
"An efficient delay test generation system for combinational logic circuits."
Eun Sei Park, M. Ray Mercer (1992)
- Eun Sei Park, M. Ray Mercer:
An efficient delay test generation system for combinational logic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 11(7): 926-938 (1992)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.