"A Unified Parallel Framework for LUT Mapping and Logic Optimization."

Tianji Liu et al. (2025)

> Home

Details and statistics

DOI: 10.1109/TCAD.2024.3429079

access: closed

type: Journal Article

metadata version: 2025-01-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/LiuSCLYY25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/LiuSCLYY25
Tianji Liu, Yang Sun, Lei Chen, Xing Li, Mingxuan Yuan, Evangeline F. Y. Young:
A Unified Parallel Framework for LUT Mapping and Logic Optimization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 44(1): 214-226 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.