"Enhancing Temporal Logic Falsification With Specification Transformation ..."

Johan Lidén Eddeland et al. (2020)

> Home

Details and statistics

DOI: 10.1109/TCAD.2020.2966480

access: closed

type: Journal Article

metadata version: 2021-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/EddelandCSRMA20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/EddelandCSRMA20
Johan Lidén Eddeland, Koen Claessen, Nicholas Smallbone, Zahra Ramezani, Sajed Miremadi, Knut Åkesson:
Enhancing Temporal Logic Falsification With Specification Transformation and Valued Booleans. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(12): 5247-5260 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.