"Verification and Synthesis of Clock-Gated Circuits."

Yu-Yun Dai, Robert K. Brayton (2019)

Details and statistics

DOI: 10.1109/TCAD.2018.2808231

access: closed

type: Journal Article

metadata version: 2020-09-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics