"Test-Length and TAM Optimization for Wafer-Level Reduced Pin-Count Testing ..."

Sudarshan Bahukudumbi, Krishnendu Chakrabarty (2009)

Details and statistics

DOI: 10.1109/TCAD.2008.2009150

access: closed

type: Journal Article

metadata version: 2022-01-03

a service of  Schloss Dagstuhl - Leibniz Center for Informatics