"Modeling and extraction of interconnect capacitances for multilayer VLSI ..."

Narain D. Arora et al. (1996)

> Home

Details and statistics

DOI: 10.1109/43.486272

access: closed

type: Journal Article

metadata version: 2020-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/AroraRSR96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/AroraRSR96
Narain D. Arora, Kartik V. Raol, Reinhard Schumann, Llanda M. Richardson:
Modeling and extraction of interconnect capacitances for multilayer VLSI circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 15(1): 58-67 (1996)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.