"Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis."

André B. Perina et al. (2021)

> Home

Details and statistics

DOI: 10.1109/TC.2021.3112260

access: closed

type: Journal Article

metadata version: 2022-01-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tc/PerinaSBB21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/PerinaSBB21
André B. Perina, Arthur Silitonga, Jürgen Becker, Vanderlei Bonato:
Fast Resource and Timing Aware Design Optimisation for High-Level Synthesis. IEEE Trans. Computers 70(12): 2070-2082 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.