![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"Multiplier/Shifter Design Tradeoffs in a 32-bit Microprocessor."
Veljko M. Milutinovic, Mark Bettinger, Walter A. Helbig (1989)
- Veljko M. Milutinovic, Mark Bettinger, Walter A. Helbig:
Multiplier/Shifter Design Tradeoffs in a 32-bit Microprocessor. IEEE Trans. Computers 38(6): 874-881 (1989)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.