"Hardware Design of Low-Power High-Throughput Sorting Unit."

Shih-Hsiang Lin, Pei-Yin Chen, Yu-Ning Lin (2017)

> Home

Details and statistics

DOI: 10.1109/TC.2017.2672966

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  authority control:
- export record
  dblp key:
  - journals/tc/LinCL17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/LinCL17
Shih-Hsiang Lin, Pei-Yin Chen, Yu-Ning Lin:
Hardware Design of Low-Power High-Throughput Sorting Unit. IEEE Trans. Computers 66(8): 1383-1395 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.