Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array ..."

Yung-Yuan Chen, Shambhu J. Upadhyaya, Ching-Hwa Cheng (1997)

> Home

Details and statistics

DOI: 10.1109/12.641936

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  authority control:
- export record
  dblp key:
  - journals/tc/ChenUC97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/ChenUC97
Yung-Yuan Chen, Shambhu J. Upadhyaya, Ching-Hwa Cheng:
A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors. IEEE Trans. Computers 46(12): 1363-1371 (1997)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.