"An evaluation methodology for microprocessor and system architecture."

R. J. Chevance (1992)

> Home

Details and statistics

DOI: 10.1145/141868.141869

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigarch/Chevance92
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/Chevance92
R. J. Chevance:
An evaluation methodology for microprocessor and system architecture. SIGARCH Comput. Archit. News 20(3): 4-13 (1992)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.