"The Design of a Low-Noise, High-Speed Readout-Integrated Circuit for ..."

Yusong Mu et al. (2023)

> Home

Details and statistics

DOI: 10.3390/S23218715

access: open

type: Journal Article

metadata version: 2024-01-20

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/sensors/MuZCYWGC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sensors/MuZCYWGC23
Yusong Mu, Zilong Zhao, Chong Chen, Di Yuan, Jing Wang, Hansong Gao, Yaodan Chi:
The Design of a Low-Noise, High-Speed Readout-Integrated Circuit for Infrared Focal Plane Arrays. Sensors 23(21): 8715 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.