Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCID"Design of a Sub-Picosecond Jitter with Adjustable-Range CMOS Delay-Locked ..."
Bilal I. Abdulrazzaq et al. (2016)
- Bilal I. Abdulrazzaq, Omar J. Ibrahim
, Shoji Kawahito, Roslina Mohd Sidek, Suhaidi Shafie, Nurul Amziah Md Yunus, Lini Lee, Izhal Abdul Halin:
Design of a Sub-Picosecond Jitter with Adjustable-Range CMOS Delay-Locked Loop for High-Speed and Low-Power Applications. Sensors 16(10): 1593 (2016)
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2022-10-02 15:48 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
