"Parsing and analysis of a Xilinx FPGA bitstream for generating new ..."

Rikus le Roux, George van Schoor, Pieter A. van Vuuren (2019)

> Home

Details and statistics

DOI: 10.18489/SACJ.V31I1.620

access: open

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/saj/RouxSV19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/saj/RouxSV19
Rikus le Roux, George van Schoor, Pieter A. van Vuuren:
Parsing and analysis of a Xilinx FPGA bitstream for generating new hardware by direct bit manipulation in real-time. South Afr. Comput. J. 31(1) (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.