"A high-speed subpixel edge detector implementation inside a FPGA."

Stephan Hussmann, Thian H. Ho (2003)

> Home

Details and statistics

DOI: 10.1016/J.RTI.2003.09.013

access: closed

type: Journal Article

metadata version: 2020-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/rti/HussmannH03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/rti/HussmannH03
Stephan Hussmann, Thian H. Ho:
A high-speed subpixel edge detector implementation inside a FPGA. Real Time Imaging 9(5): 361-368 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.