"A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing."

Joan Batlle et al. (2002)

> Home

Details and statistics

DOI: 10.1006/RTIM.2001.0273

access: closed

type: Journal Article

metadata version: 2020-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/rti/BatlleMRA02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/rti/BatlleMRA02
Joan Batlle, Joan Martí, Pere Ridao, Josep Amat:
A New FPGA/DSP-Based Parallel Architecture for Real-Time Image Processing. Real Time Imaging 8(5): 345-356 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.