"On-chip wiring design challenges for gigahertz operation."

Alina Deutsch et al. (2001)

> Home

Details and statistics

DOI: 10.1109/5.920582

access: closed

type: Journal Article

metadata version: 2022-02-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/pieee/DeutschCKSSKER01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/pieee/DeutschCKSSKER01
Alina Deutsch, Paul W. Coteus, Gerard V. Kopcsay, Howard H. Smith, Christopher W. Surovic, Byron Krauter, Daniel C. Edelstein, Phillip J. Restle:
On-chip wiring design challenges for gigahertz operation. Proc. IEEE 89(4): 529-555 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.