Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Low-Latency Lattice-Reduction-Aided One-Bit Precoding Processor for 64-QAM ..."

Pao-Pao Ho, Chiao-En Chen, Yuan-Hao Huang (2021)

> Home

Details and statistics

DOI: 10.1109/OJCAS.2021.3087482

access: open

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/ojcands/HoCH21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ojcands/HoCH21
Pao-Pao Ho, Chiao-En Chen, Yuan-Hao Huang:
Low-Latency Lattice-Reduction-Aided One-Bit Precoding Processor for 64-QAM 4×64 MU-MIMO Systems. IEEE Open J. Circuits Syst. 2: 472-484 (2021)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.