"FPGA implementation of low cost and low power chaotic encryption scheme ..."

João Inácio Moreira Bezerra et al. (2025)

> Home

Details and statistics

DOI: 10.1007/S11042-024-20537-9

access: closed

type: Journal Article

metadata version: 2025-08-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mta/BezerraMSCM25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mta/BezerraMSCM25
João Inácio Moreira Bezerra, Gustavo Machado, Rafael Iankowski Soares, Vinícius Valduga de Almeida Camargo, Alexandre Molter:
FPGA implementation of low cost and low power chaotic encryption scheme based on a discrete-space chaotic map. Multim. Tools Appl. 84(28): 33331-33352 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.