"Sub-100 nm CMOS circuit performance with high-K gate dielectrics."

Nihar R. Mohapatra et al. (2001)

> Home

Details and statistics

DOI: 10.1016/S0026-2714(01)00068-3

access: closed

type: Journal Article

metadata version: 2021-10-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mr/MohapatraDSDR01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mr/MohapatraDSDR01
Nihar R. Mohapatra, Arijit Dutta, G. Sridhar, Madhav P. Desai, V. Ramgopal Rao:
Sub-100 nm CMOS circuit performance with high-K gate dielectrics. Microelectron. Reliab. 41(7): 1045-1048 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.