![](https://dblp1.uni-trier.de/img/logo.ua.320x120.png)
![](https://dblp1.uni-trier.de/img/dropdown.dark.16x16.png)
![](https://dblp1.uni-trier.de/img/peace.dark.16x16.png)
Остановите войну!
for scientists:
![search dblp search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
![search dblp](https://dblp1.uni-trier.de/img/search.dark.16x16.png)
default search action
"Impact of gate stack process on conduction and reliability of 0.18 mum ..."
G. Ghidini et al. (2003)
- G. Ghidini, A. Garavaglia, G. Giusto, Andrea Ghetti
, R. Bottini, D. Peschiaroli, M. Scaravaggi, F. Cazzaniga, Daniele Ielmini
:
Impact of gate stack process on conduction and reliability of 0.18 mum PMOSFET. Microelectron. Reliab. 43(8): 1221-1227 (2003)
![](https://dblp1.uni-trier.de/img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.