Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"FPGA realization of FIR filters for high-speed and medium-speed by using ..."

Jiafeng Xie, Jianjun He, Guanzheng Tan (2010)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2010.04.006

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/XieHT10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/XieHT10
Jiafeng Xie, Jianjun He, Guanzheng Tan:
FPGA realization of FIR filters for high-speed and medium-speed by using modified distributed arithmetic architectures. Microelectron. J. 41(6): 365-370 (2010)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.