"Proposed low power, high speed adder-based 65-nm Square root circuit."

Chinnaiyan Senthilpari, Zuraida Irina Mohamad, S. Kavitha (2011)

Details and statistics

DOI: 10.1016/J.MEJO.2010.10.015

access: closed

type: Journal Article

metadata version: 2020-02-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics