"Fully integrated multi-level non-overlapping clock phase generator for ..."

Hakan Çetinkaya, Alper Girgin, Tufan Coskun Karalar (2023)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2023.105840

access: closed

type: Journal Article

metadata version: 2024-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/CetinkayaGK23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/CetinkayaGK23
Hakan Çetinkaya, Alper Girgin, Tufan Coskun Karalar:
Fully integrated multi-level non-overlapping clock phase generator for pipelined ADCs in SiGe BiCMOS 0.13 μm. Microelectron. J. 139: 105840 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.