"PCI Express 6.0 Specification: A Low-Latency, High-Bandwidth, ..."

Debendra Das Sharma (2021)

> Home

Details and statistics

DOI: 10.1109/MM.2020.3039925

access: closed

type: Journal Article

metadata version: 2021-02-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/micro/Sharma21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/Sharma21
Debendra Das Sharma:
PCI Express 6.0 Specification: A Low-Latency, High-Bandwidth, High-Reliability, and Cost-Effective Interconnect With 64.0 GT/s PAM-4 Signaling. IEEE Micro 41(1): 23-29 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.