"Area-Delay-Energy aware SRAM memory cell and M × N parallel ..."

Arindam Sadhu et al. (2020)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2019.102944

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/SadhuDDK20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/SadhuDDK20
Arindam Sadhu, Kunal Das, Debashis De, Maitreyi Ray Kanjilal:
Area-Delay-Energy aware SRAM memory cell and M × N parallel read/write memory array design for quantum dot cellular automata. Microprocess. Microsystems 72 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.