"A 13 bits 4.096 GHz 45 nm CMOS digital decimation filter chain with ..."

Yanxiang Huang et al. (2015)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2014.11.003

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/HuangKRG15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/HuangKRG15
Yanxiang Huang, Ajay Kapoor, Robert Rutten, José Pineda de Gyvez:
A 13 bits 4.096 GHz 45 nm CMOS digital decimation filter chain with Carry-Save format numbers. Microprocess. Microsystems 39(8): 869-878 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.