"Power modeling for high performance network-on-chip architectures."

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2017.03.003

access: closed

type: Withdrawn Item

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/DurraniR17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/DurraniR17
(Withdrawn) Power modeling for high performance network-on-chip architectures. Microprocess. Microsystems 50: 80-89 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.