"Static consistency checking for Verilog wire interconnects - Using ..."

Cherif R. Salama et al. (2011)

> Home

Details and statistics

DOI: 10.1007/S10990-011-9072-1

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/lisp/SalamaMTGO11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/lisp/SalamaMTGO11
Cherif R. Salama, Gregory Malecha, Walid Taha, Jim Grundy, John O'Leary:
Static consistency checking for Verilog wire interconnects - Using dependent types to check the sanity of Verilog descriptions. High. Order Symb. Comput. 24(1-2): 81-114 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.